


mmWave Cascade Radar RF Board


System Description

4x AWR1243P	Cascade Radar RF Board
76-81GHz Radar SoC	Integrated VCO, LO distribution, PA, LNA, ADC, 3 TX and 4 RX ARM MCU R4 Controller
AWR RF Peripherals	
12x TX, 16x RX Antennas	12 total transmitters across all 4 AWR1243 P devices 16 total receivers across all 4x AWR1243P devices
Embedded Antenna	4-element series-fed patch antenna
20 GHz LO	2x Wilkinson Power dividers fed by the Master AWR12x device LO output to Slave AWR12x devices
Star Distribution	
AWR Digital Peripherals	
CSI2.0 4-lane	600Mbps/Lane for 2.4Gbps ADC IF data per device
QSPI Flash	16Mbit QSPI flash for AWR firmware updates
Serial Peripherals	SPI, I2C, UART, GPIO
System Temperature	TMP112 I2C Temperature Sensors
Power	
Radar Power Management IC (PMIC) Solution	2x LP87524P Quad-Channel, Integrated FET, Buck Converters and LC filtering solution


Cascade Radar RF System Diagram




Cascade Radar Evaluation Kit Diagram




PROC054C_System_TopSchDoc



PROC054C_EVM_Hardware_SchDoc




PROC054C_Revision_History_SchDoc






12XX 1243 Cascade Radar Application Note

HOST CONNECTORS



[4-A + 2.5-A + Two 1.5-A BLP87524J-Q1 Buck Converters With Integrated Switches](#)
[LP87524-Q1 Quad Output, Single-Phase Buck Converter Evaluation Module](#)
[XWR1xxx Power Management Optimizations- Low Cost LC Filter Solution](#)


Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.



LP87524P Quad-Channel Synchronous Buck PMIC - Master 12XX_1 and Slave 12XX_4

LP87524 default pull resistors

RSTN -	Pulled to 5.0V after SYSTEM_5V power on. Can be driven low by host.
CLKIN -	Digital input, default pull-down. Can be driven by XWR
INTN -	Open-drain, active-low interrupt output for host. De-asserted by pull-up to 3.3V after SYSTEM_3V3 power on.
PGOOD GPIO3 -	Open-drain, active-high output. Shorted together in wired AND. Default to PMIC_3V3 after all LP87524 rails active and additional delay.
BUCK1EN1 -	Digital input, pull-up to 5.0V after power on to start LP87524 startup sequence. Can be driven low by host to start LP87524 shutdown sequence.
GPIO2 -	Digital output, default pull-down. Used by LP87524 to drive SYSTEM_3V3 LDO enable.




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

References

4-A + 2.5-A + Two 1.5-A BLP87524J-Q1 Buck Converters With Integrated Switches
LP87524-Q1 Quad Output, Single-Phase Buck Converter Evaluation Module
XWR1xxx Power Management Optimizations- Low Cost LC Filter Solution


LP87524P Quad-Channel Synchronous Buck PMIC - Slave 12XX_2 and Slave 12XX_3



XWR1243 Power Filtering and Decoupling - Master 12XX_1 and Slave12XX_4

PMIC1 12XX 14 1V2	PMIC1 12XX 14 1V2
PMIC1 12XX 14 1V8	PMIC1 12XX 14 1V8
PMIC1 12XX 1 1V0	PMIC1 12XX 1 1V0
PMIC1 12XX 4 1V0	PMIC1 12XX 4 1V0

12XX 1 1V2 FILT	12XX 1 1V2 FILT
12XX 4 1V2 FILT	12XX 4 1V2 FILT
12XX 1 1V8 FILT	12XX 1 1V8 FILT
12XX 4 1V8 FILT	12XX 4 1V8 FILT
12XX 1 1V0 RF1 FILT	12XX 1 1V0 RF1 FILT
12XX 1 1V0 RF2 FILT	12XX 1 1V0 RF2 FILT
12XX 4 1V0 RF1 FILT	12XX 4 1V0 RF1 FILT
12XX 4 1V0 RF2 FILT	12XX 4 1V0 RF2 FILT




† Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

References

4-A + 2.5-A + Two 1.5-A BP87524J-Q1 Buck Converters With Integrated Switches
LP87524-Q1 Quad Output, Single-Phase Buck Converter Evaluation Module
XWR1xxx Power Management Optimizations- Low Cost LC Filter Solution

XWR1243 Power Filtering and Decoupling - Master 12XX_2 and Slave 12XX_3



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	NOT ORDERABLE	Designed for:	Public Release	Mod. Date:	11/28/2018
TID #:	N/A	Project Title:	PROC054		
Number:	PROC054	Rev:	C	Sheet Title:	12XX_2 - 12XX_3 LC Filtering
SVN Rev:	Not in version control	Assembly Variant:	001	Sheet:	7 of 19
Drawn By:	a0271760	File:	PROC054C_12XX_2_12XX_3_LC_Filtering_Sch04	Size:	C
Engineer:	a0271760	Contact:	http://www.ti.com/mmwave		



© Texas Instruments 2018

References

[TLV702SEVM-463 Evaluation Module](#)
[TPS22965 Evaluation Module](#)


System 3.3V Supply

REPLACE WITH higher current TPS73733-Q1

TPS73733-Q1 5.0V to 3.3V LDO - System 3.3V Power

TLV702_EN

PMIC1_GPIO2




XWR1243 Radar SoC - Interfaces


References

???????

XWR LDO and Bandgap Output Capacitors




ClassName: XWR_20GHZ_LO



ClassName: 12XX_SYNC


ClassName: 12XX_CLOCK





ClassName: 12XX_GENERAL



ClassName: 12XX_GENERAL




ClassName: 12XX_GENERAL




NOTE: 12XX antenna routed as GCPW transmission lines to etched antenna.

12XX Interfaces



ClassName: 12XX_POWER_ANA



Place output capacitors as close to power pins as possible - minimum mounting inductance.

Place R188 as close as possible to VOUT_PA/RF2 pins

Note: AR_1V0_RF2 optionally shorted to AR_VOUT_PA to provide higher-current combined power path for simultaneous 3TX and RF1/RF2 1.0V operation.
R188 installed - shorts AR_VOUT_PA to AR_1V0_RF2 (default)
R188 uninstalled - supports 2TX, RF1/RF2 1.3V operation

OSPI_FLASH_3V3

Place termination and pull-up resistors close to OSPI controller - minimize stubs.


ClassName: 12XX_OSPI

ClassName: 12XX_JTAG


ClassName: 12XX_GENERAL

ClassName: 12XX_GENERAL

NOR QSPI FLASH (For Development Purposes)



Debug Test Header (For Development Purposes)



ClassName: 12XX_DEBUG

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	NOT ORDERABLE	Designed for:	Public Release	Mod. Date:	6/27/2019
TID #:	N/A	Project Title:	PROC054		
Number:	PROC054	Rev:	C	Sheet Title:	12XX_1
SVN Rev:	Not in version control	Assembly Variant:	001	Sheet:	10 of 19
Drawn By:	a0271760	File:	PROC054C_12XX_1.SchDoc	Size:	C
Engineer:	a0271760	Contact:	http://www.ti.com/mmwave		













XWR1243 Radar SoC - Interfaces

References

???????

XWR LDO and Bandgap Output Capacitors




Place output capacitors as close to power pins as possible - minimum mounting inductance.

Place R188 as close as possible to VOUT_PA/RF2 pins


Note: AR_1V0_RF2 optionally shorted to AR_VOUT_PA to provide higher-current combined power path for simultaneous 3TX and RF1/RF2 1.0V operation. R188 installed - shorts AR_VOUT_PA to AR_1V0_RF2 (default) R188 uninstalled - supports 2TX, RF1/RF2 1.3V operation

Place termination and pull-up resistors close to QSPI controller - minimize stubs.

NOR QSPI FLASH (For Development Purposes)




Debug Test Header (For Development Purposes)




XWR1243 Radar SoC - Interfaces

References


~~~~~



## NOR QSPI FLASH (For Development Purposes)



### Debug Test Header (For Development Purposes)




XWR1243 Radar SoC - Interfaces


References

???????

XWR LDO and Bandgap Output Capacitors




ClassName: XWR\_20GHZ\_LO




ClassName: 12XX\_SYNC


ClassName: 12XX\_CLOCK




ClassName: 12XX\_GENERAL



NOTE: UART\_RX and UART\_TX directions are with respect to XWR12XX




ClassName: 12XX\_GENERAL




NOTE: 12XX antenna routed as GCPW transmission lines to etched antenna.

12XX Interfaces



ClassName: 12XX\_POWER\_ANA

Place output capacitors as close to power pins as possible - minimum mounting inductance.



Place R188 as close as possible to VOUT\_PA/RF2 pins

Note: AR\_1V0\_RF2 optionally shorted to AR\_VOUT\_PA to provide higher-current combined power path for simultaneous 3TX and RF1/RF2 1.0V operation.  
R188 installed - shorts AR\_VOUT\_PA to AR\_1V0\_RF2 (default)  
R188 uninstalled - supports 2TX, RF1/RF2 1.3V operation

Place termination and pull-up resistors close to QSPI controller - minimize stubs.

OSPI\_FLASH\_3V3


ClassName: 12XX\_QSPI

ClassName: 12XX\_JTAG


ClassName: 12XX\_GENERAL

ClassName: 12XX\_GENERAL

NOR QSPI FLASH (For Development Purposes)



Debug Test Header (For Development Purposes)



|            |                        |                   |                          |              |           |
|------------|------------------------|-------------------|--------------------------|--------------|-----------|
| Orderable: | NOT ORDERABLE          | Designed for:     | Public Release           | Mod. Date:   | 6/27/2019 |
| TID #:     | N/A                    | Project Title:    | PROC054                  |              |           |
| Number:    | PROC054                | Rev:              | C                        | Sheet Title: | 12XX_1    |
| SVN Rev:   | Not in version control | Assembly Variant: | 001                      | Sheet:       | 10 of 19  |
| Drawn By:  | a0271760               | File:             | PROC054C_12XX_1_SchDoc   | Size:        | C         |
| Engineer:  | a0271760               | Contact:          | http://www.ti.com/mmwave |              |           |




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.




# XWR1243 Radar SoC - Power

## XWR Power - BGA Decoupling


### BB SUPPLY




### VCOLDO SUPPLY




### DIFF IO SUPPLY




### 1V8\_VIO SUPPLY




### RF1 SUPPLY




### RF2 SUPPLY




### DIG CORE SUPPLY




### SRAM SUPPLY




### VNWA SUPPLY



### 3V3\_IO SUPPLY




## XWR Power




# XWR1243 Radar SoC - Power

## XWR Power - BGA Decoupling


### BB SUPPLY




### VCOLD0 SUPPLY




### DIFF IO SUPPLY




### 1V8\_VIO SUPPLY




### RF1 SUPPLY




### RF2 SUPPLY




### DIG CORE SUPPLY




### SRAM SUPPLY




### VNWA SUPPLY



### 3V3\_IO SUPPLY




## XWR Power



|            |            |
|------------|------------|
| AR_1V2     | AR_1V2     |
| AR_1V8     | AR_1V8     |
| AR_1V0_RF1 | AR_1V0_RF1 |
| AR_1V0_RF2 | AR_1V0_RF2 |




† Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.






XWR1243 Pull-Up and Pull-Down Resistors

PULL-UP OPTIONS



PULL DOWN OPTIONS




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

|            |                        |                   |                                                                 |              |                |
|------------|------------------------|-------------------|-----------------------------------------------------------------|--------------|----------------|
| Orderable: | NOT ORDERABLE          | Designed for:     | Public Release                                                  | Mod. Date:   | 11/28/2018     |
| TID #:     | N/A                    | Project Title:    | PROC054                                                         |              |                |
| Number:    | PROC054                | Rev:              | C                                                               | Sheet Title: | PULL_UP_DOWN_1 |
| SVN Rev:   | Not in version control | Assembly Variant: | 001                                                             | Sheet:       | 12 of 19       |
| Drawn By:  | a0271760               | File:             | PROC054C_PULL_UP_DOWN_1.SchDoc                                  | Size:        | C              |
| Engineer:  | a0271760               | Contact:          | <a href="http://www.ti.com/mmwave">http://www.ti.com/mmwave</a> |              |                |




XWR1243 Pull-Up and Pull-Down Resistors

PULL-UP OPTIONS



PULL DOWN OPTIONS




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


|                                 |                                                                          |                             |                                                                                       |
|---------------------------------|--------------------------------------------------------------------------|-----------------------------|---------------------------------------------------------------------------------------|
| Orderable: NOT ORDERABLE        | Designed for: Public Release                                             | Mod. Date: 11/28/2018       |  |
| TID #: N/A                      | Project Title: PROC054                                                   |                             |                                                                                       |
| Number: PROC054                 | Rev: C                                                                   | Sheet Title: PULL UP DOWN 1 |                                                                                       |
| SVN Rev: Not in version control | Assembly Variant: 001                                                    | Sheet: 12 of 19             |                                                                                       |
| Drawn By: a0271760              | File: PROC054C_PULL_UP_DOWN_1.SchDoc                                     | Size: C                     |                                                                                       |
| Engineer: a0271760              | Contact: <a href="http://www.ti.com/mmwave">http://www.ti.com/mmwave</a> |                             | © Texas Instruments 2018                                                              |

XWR1243 Pull-Up and Pull-Down Resistors

PULL-UP OPTIONS



PULL DOWN OPTIONS



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


|            |                        |                   |                                                                 |              |                |
|------------|------------------------|-------------------|-----------------------------------------------------------------|--------------|----------------|
| Orderable: | NOT ORDERABLE          | Designed for:     | Public Release                                                  | Mod. Date:   | 11/28/2018     |
| TID #:     | N/A                    | Project Title:    | PROC054                                                         |              |                |
| Number:    | PROC054                | Rev:              | C                                                               | Sheet Title: | PULL UP DOWN 1 |
| SVN Rev:   | Not in version control | Assembly Variant: | 001                                                             | Sheet:       | 12 of 19       |
| Drawn By:  | a0271760               | File:             | PROC054C_PULL_UP_DOWN_1.SchDoc                                  | Size:        | C              |
| Engineer:  | a0271760               | Contact:          | <a href="http://www.ti.com/mmwave">http://www.ti.com/mmwave</a> |              |                |




© Texas Instruments 2018

XWR1243 Pull-Up and Pull-Down Resistors

PULL-UP OPTIONS



PULL DOWN OPTIONS



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

|            |                        |                   |                                                                 |              |                |
|------------|------------------------|-------------------|-----------------------------------------------------------------|--------------|----------------|
| Orderable: | NOT ORDERABLE          | Designed for:     | Public Release                                                  | Mod. Date:   | 11/28/2018     |
| TID #:     | N/A                    | Project Title:    | PROC054                                                         |              |                |
| Number:    | PROC054                | Rev:              | C                                                               | Sheet Title: | PULL_UP_DOWN_1 |
| SVN Rev:   | Not in version control | Assembly Variant: | 001                                                             | Sheet:       | 12 of 19       |
| Drawn By:  | a0271760               | File:             | PROC054C_PULL_UP_DOWN_1.SchDoc                                  | Size:        | C              |
| Engineer:  | a0271760               | Contact:          | <a href="http://www.ti.com/mmwave">http://www.ti.com/mmwave</a> |              |                |




© Texas Instruments 2018

[LMK00804BEVM User's Guide](#)


## LMK00804B 40MHz Clock Distribution

### Clock Input Term/Biasing



ClassName: 12XX\_CLOCK

## LMK Pull Resistors



ClassName: 12XX\_CLOCK

ClassName: 12XX\_CLOCK


ClassName: 12XX\_CLOCK

## RY

ClassName: 12XX\_CLOCK

ClassName: 12XX\_CLOCK

12XX\_1 40 MHZ Clock Source



ClassName: 12XX\_CLOCK

ClassName: 12XX\_CLOCK

ClassName: 12XX\_CLOCK

ClassName: 12XX\_CLOCK

 **TEXAS  
INSTRUMENTS**  
<http://www.ti.com>  
© Texas Instruments 2018

† Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.




References


LMK00804BEVM User's Guide

Cascade RF Digital Sync Trigger and 20GHz LO Distribution


Digital Sync Source Select




LMK00804B Digital Sync Distribution




LMK Pull Resistors



LMK Unused Input




LMK Decoupling and Filtering




FMCW 20GHz LO SYNC

Wilkinson Power Divider #1



Wilkinson Power Divider #2




|                                 |                                   |                        |
|---------------------------------|-----------------------------------|------------------------|
| Orderable: NOT ORDERABLE        | Designed for: Public Release      | Mod. Date: 11/28/2018  |
| TID #: N/A                      | Project Title: PROC054            |                        |
| Number: PROC054                 | Rev: C                            | Sheet Title: FMCW_SYNC |
| SVN Rev: Not in version control | Assembly Variant: 001             | Sheet: 14 of 19        |
| Drawn By: a0271760              | File: PROC054C_FMCW_SYNC_SchDoc   | Size: C                |
| Engineer: a0271760              | Contact: http://www.ti.com/mmwave | http://www.ti.com      |






Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


# Test Headers, Connectors and Terminations



System Temperature Sensors



Cascade Radar RF Board Indicator LED



Cascade Radar RF Board - Hardware, Mounting Holes and Logos



PCB Number: PROC054  
PCB Rev: C

PCB  
LOGO  
Texas Instruments



PCB  
LOGO  
FCC disclaimer

PCB  
LOGO  
WEEE logo

PCB  
LOGO  
ESD Susceptible



CAUTION HOT SURFACE

ZZ1  
Assembly Note

These assemblies are ESD sensitive, ESD precautions shall be observed.

ZZ2  
Assembly Note

These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.

ZZ3  
Assembly Note

These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

|            |                        |                   |                              |              |                   |
|------------|------------------------|-------------------|------------------------------|--------------|-------------------|
| Orderable: | NOT ORDERABLE          | Designed for:     | Public Release               | Mod. Date:   | 11/28/2018        |
| TID #:     | NA                     | Project Title:    | PROC054                      |              |                   |
| Number:    | PROC054                | Rev:              | C                            | Sheet Title: | Hardware          |
| SVN Rev:   | Not in version control | Assembly Variant: | 001                          | Sheet:       | 18 of 19          |
| Drawn By:  | a0271760               | File:             | PROC054C_EVM_Hardware.SchDoc | Size:        | C                 |
| Engineer:  | a0271760               | Contact:          | http://www.ti.com/mmwave     |              | http://www.ti.com |



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

© Texas Instruments 2018

Cascade Radar RF Board - Revision History

| Revision History |            |                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|------------------|------------|----------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Rev              | Date       | Released By                                              | Notes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| 1                | 2018/07/09 | Randy Rosales <a href="mailto:rrs@ti.com">rrs@ti.com</a> | Initial release for layout cleanup and internal review.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| 2                | 2018/07/17 | Randy Rosales <a href="mailto:rrs@ti.com">rrs@ti.com</a> | Updating based on 2018/07/09 comments.<br><br>Combined PMIC_BUCK_EN and PMIC_NRST<br><br>Combined PMIC1_PGOOD and PMIC2_PGOOD into single SYSTEM_PGOOD<br><br>Updating NRST generation scheme from LP87524P PMIC<br>Created separate 12XX_X reset generation paths<br>Combined GPIO2 and PGOOD into PGOOD net<br><br>Removing leftover resistor selection options from the previous LDO and PMIC power paths.<br>Removing first level LC filtering options from the previous LDO and PMIC power paths.<br>Removed: L3, L6, L19, L22<br>Removed: C21, C29, C78, C86<br>Removed: C21, C29, C78, C86<br>This also removed a few power net segments which will now be fed directly from PMIC output<br>Combined 12XX_1_1V8_FILT and 12XX_4_1V8_FILT into 12XX_14_1V8_FILT<br>Combined 12XX_2_1V8_FILT and 12XX_3_1V8_FILT into 12XX_23_1V8_FILT<br><br>Changing XWR LC filter to use TDK NLCV32T-R10M-EFRD identified by power team analysis<br><br>PMIC1_12XX_14_1V8 now directly feeds into SYSTEM_1V8 supply - there was no reason to run this through XWR 1.8V LC filter.<br><br>Added SYSTEM_5V0 to 3.3V resistor divider for LP87524 PMIC pull-up resistors<br><br>Updated U2 to the Macronix MX25V163SFZNQ - aligning with other XWR EVM kits<br><br>Removed R125 - Optional resistor remaining from previously removed option for alternative XTAL input<br><br>Changed NERROR_OUT LED bias to SYSTEM_3V3<br><br>Updated coversheet block diagram<br><br>Updated power distribution block diagram |
| 2                | 2018/07/17 | Randy Rosales <a href="mailto:rrs@ti.com">rrs@ti.com</a> | Added variant information for do not populate stuffing options.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 3                | 2018/07/18 | Randy Rosales <a href="mailto:rrs@ti.com">rrs@ti.com</a> | Removed 50 ohm terminations to ground at the J2 OSCCLK_OUT test header<br><br>Removed test headers on PMIC output rails<br><br>Added zero-ohm resistor between PMIC GPIO3 and PGOOD<br><br>Replaced all note, class and netname instances of AWR with XWR for industrial/automotive alignment of schematics<br><br>Replaced all series termination on LMK00804B output with 43 ohm resistors per LMK00804B datasheet<br><br>Replaced XWR reset generation circuit with discrete AND gate<br>Required for achieving clean reset of XWR devices across all device margins<br><br>Netname error on XWR SPI interface - MISO netname change<br><br>R112 and EXT_40MHz_CLK_1V8 removed - this was an alternative clock path that is no longer supported<br><br>Eliminated RF1/2 channel naming error in PROC054_System_Power.SchDoc and PROC054_System_Top.SchDoc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 4                | 2018/07/21 | Randy Rosales <a href="mailto:rrs@ti.com">rrs@ti.com</a> | Changed R54 to pull-up resistor. LP87524P GPIO2 and GPIO3 both configured as open-drain output.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 5                | 2018/07/21 | Randy Rosales <a href="mailto:rrs@ti.com">rrs@ti.com</a> | Added 10kohm pull-up to LP87524P GPIO3 - required after change separating out GPIO3 and PGOOD nets<br><br>Aligned PMIC1 and PMIC2 RF1 and RF2 LC filter components with 1.2V and 1.8V filter<br>Previous RF1 and RF2 LC values were still not merged from removal of LDO option separation of RF1 and RF2 supplies                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| 6                | 2018/07/28 | Randy Rosales <a href="mailto:rrs@ti.com">rrs@ti.com</a> | Changing all layout critical resistors and capacitors to small-outline version in Altium Vault library<br>Required to allow Tesseltoe to implement original decoupling and series resistor layout near the 12XX BGA<br>Will allow for more compact routing throughout the design as well<br><br>Changed R136, R140 FMCW LO power divider resistor to RF resistor CH02016-100RJFT<br><br>Changed U3 and U4 PMIC to reference proper P-version in Altium vault.<br><br>Adding zero-ohm resistors to 12XX_1/2/3/4 I2C interfaces, optionally shorting those interfaces to the PMIC1_I2C<br><br>Changed NERROR_OUT LED to sourced from shorted NERROR_OUT<br>Originally being fed 12XX_1_ERROR_OUT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 7                | 2018/08/08 | Randy Rosales <a href="mailto:rrs@ti.com">rrs@ti.com</a> | Added R188 which shorts AR_VOUT_PA to AR_1V0, RF2 supply nets.<br>Recommended for supporting increased current into the RF2 supplies in 1.0V mode supporting simultaneous 3 TX operation                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 8                | 2018/08/09 | Randy Rosales <a href="mailto:rrs@ti.com">rrs@ti.com</a> | Added burn danger logo<br>Added ESD danger logo<br><br>Consolidated FMCW 20G LO, digital sync and clock net classes. Created the following net classes:<br>12XX_FMCW_20G<br>12XX_CLOCK<br>12XX_SYNC<br><br>Removed extraneous MCU_CLKOUT_CONN path from XWR2, XWR3 and XWR4<br>Consolidated XWR1 MCU_CLKOUT path output options on PROC054_40MHz_CLK1 schematic sheet<br><br>Renamed schematic PROC054_40MHz_FMCW_SYNC to PROC054_FMCW_SYNC<br><br>Aligned antennas with 12XX prefix naming convention<br><br>Added all nets on 40MHz_CLOCK_1 schematic sheet to netclass12XX_CLOCK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 9                | 2018/08/10 | Randy Rosales <a href="mailto:rrs@ti.com">rrs@ti.com</a> | Added additional nets to the 12XX_SYNC net class<br>Added additional nets to the 12XX_FMCW_20G net class<br><br>Replaced J3 with correct Rosenberger 19S101 part from TI Altium Vault.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| 10               | 2018/08/16 | Randy Rosales <a href="mailto:rrs@ti.com">rrs@ti.com</a> | Added additional R19 and R20 0-ohm resistors to create optional feedback path for bench supply connector P3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.